Decentralized Equalization for Massive MU-MIMO on FPGA

Kaipeng Li\textsuperscript{1}, Charles Jeon\textsuperscript{2}, Joseph R. Cavallaro\textsuperscript{1}, and Christoph Studer\textsuperscript{2}

\textsuperscript{1}Department of Electrical and Computer Engineering, Rice University, Houston, TX
\textsuperscript{2}School of Electrical and Computer Engineering, Cornell University, Ithaca, NY

Abstract—Massive multi-user multiple-input multiple-output (MU-MIMO) relies on large antenna arrays that serve tens of user equipments in the same time-frequency resource. The presence of hundreds of antenna elements and radio-frequency (RF) chains at the base station (BS) enables high spectral efficiency via fine-grained beamforming, but poses significant practical implementation challenges. In particular, conventional linear equalization algorithms used in the massive MU-MIMO uplink (users transmit to the BS), such as zero-forcing, typically require centralized architectures, which cause excessively high computational complexity and interconnect bandwidth between the baseband processing unit and the RF chains. In order to mitigate the complexity and bandwidth bottlenecks, we propose a VLSI design of a decentralized feed-forward architecture and a parallel equalization algorithm relying on large-MIMO approximate message passing (LAMA). We use high-level synthesis (HLS) to develop the VLSI architecture and provide corresponding FPGA implementation results. Our results demonstrate that the proposed decentralized LAMA equalizer achieves competitive performance and complexity as existing centralized solutions that have been designed on register-transfer level.

I. INTRODUCTION

Massive multi-user multiple-input multiple-output (MU-MIMO) is widely believed to be a core technology in fifth-generation (5G) wireless systems.\textsuperscript{1} By equipping the base station (BS) with hundreds of antenna elements that serve tens of user equipments (UEs) simultaneously and in the same frequency band, massive MU-MIMO promises significantly higher spectral efficiency and link reliability than traditional, small-scale MIMO systems.\textsuperscript{2} In the uplink phase (UEs communicate to the BS), equalization and data detection at the BS are necessary to recover the transmitted data streams from each UE. In order to realize the full spectral-efficiency benefits of massive MU-MIMO, linear equalizers, such as zero-forcing (ZF) or minimum mean-square error (MMSE)-based equalizers, are required.\textsuperscript{3} Such linear equalization schemes typically rely on centralized processing, i.e., all receive signals and full channel state information (CSI) must be available at a single baseband processing unit that carries out the necessary computations. Such centralized solutions, however, require that raw baseband and CSI data from hundreds of antennas must be transferred into a single computing fabric, which results in excessively high data rates that cannot be sustained by existing interconnect technologies, such as the common public radio interface (CPRI)\textsuperscript{4}, and by typical chip input/output (I/O) bandwidths.\textsuperscript{5} In addition, even if there were means to transport the required data into a single computing fabric, processing these large amounts of data (e.g., for equalization) easily exceeds the storage capabilities and processing power of modern signal-processing fabrics, such as field-programmable gate arrays (FPGAs). Put simply, centralized massive MU-MIMO architectures will be unable to support systems with hundreds of antenna elements and RF chains.

A. Decentralized Baseband Processing

In order to mitigate these bandwidth and processing bottlenecks, existing massive MU-MIMO prototype designs, such as the Argos\textsuperscript{6}, the LuMaMi\textsuperscript{7}, and the Bigstation\textsuperscript{8} testbeds, either rely on maximum ratio combining (MRC) which enables fully distributed equalization at the antenna elements, or on parallel processing across subcarriers in the frequency domain. However, MRC results in rather low spectral efficiency and parallel processing in the frequency domain still requires access to data from all BS antennas, which limits the scalability in terms of the number of antennas. In order to avoid these issues while enabling high spectral efficiency via ZF or MMSE equalization, recent work in\textsuperscript{5},\textsuperscript{9},\textsuperscript{10} proposed decentralized baseband processing (DBP). This approach enables parallel equalization and precoding on multiple computing fabrics, and scales well to massive MU-MIMO systems with a large number of antennas.\textsuperscript{1} The proposed algorithms, however, rely on repeated consensus-information exchange, which suffers from high chip-to-chip transfer latency that limits the achievable throughput. To avoid this issue, reference\textsuperscript{13} proposed a feedforward architecture in combination with the nonlinear large MIMO approximate message passing (LAMA) equalizer\textsuperscript{14}, which minimizes the latency issues of DBP without sacrificing spectral efficiency.

\textsuperscript{1}Distributed processing was also proposed for coordinated multipoint (CoMP)\textsuperscript{11} and cloud radio access networks (C-RANs)\textsuperscript{12} for multi-cell transmission. In contrast to these methods, DBP as in\textsuperscript{5},\textsuperscript{9},\textsuperscript{10},\textsuperscript{13} and this work are targeted for massive MU-MIMO systems in which the baseband processors are collocated with one antenna array in a single cell.
B. Contributions

In this paper, we build upon the fully-decentralized feed-forward DBP architecture put forward in [13] and develop a reference FPGA design that enables scalable and high-throughput DBP in massive MU-MIMO systems. We consider the architecture illustrated in Fig. 1 in which the BS antenna array is divided into $C$ clusters, each associated with independent RF circuitry and computing hardware. In each cluster, we perform equalization based on the LAMA equalizer [13, 14] solely using the signals received from the associated antennas and local CSI. The $C$ equalization results from each cluster are then fused at a centralized BS processor which enables an error-rate performance that is close to that of centralized linear MMSE equalization. As a proof-of-concept of our approach, we use high-level synthesis (HLS) to design a configurable and portable entry. For each subcarrier, the BS performs equalization on the uplink channel matrix, and the received signal vector at the BS,

$$\mathbf{y}_w \in \mathbb{C}^B$$

where $\mathbf{y}_w$ is modeled by $\mathbf{H}_w \mathbf{x}_w + n_w$, where $\mathbf{y}_w \in \mathbb{C}^B$ corresponds to the released signal vector at the BS, $\mathbf{H}_w \in \mathbb{C}^{B \times U}$ represents the uplink channel matrix, and $n_w \in \mathbb{C}^B$ models i.i.d. circular symmetric complex Gaussian noise with variance $N_0$ per complex entry. For each subcarrier, the BS processes equalization followed by data detection to extract estimates $\hat{x}_w$ of the transmitted data vectors $\mathbf{x}_w \in \mathbb{C}^U$ using the received signal vector $\mathbf{y}_w$ and the channel matrix $\mathbf{H}_w$. In what follows, we consider perfect synchronization and channel state information at the BS; we also omit the subcarrier index $w$.

B. Algorithm Details

As shown in Fig. 1 the estimates of the transmitted data vector $\mathbf{x}$ are computed in a decentralized manner by partitioning the BS antenna array into $C$ clusters. Each cluster is associated with $K = B/C$ antennas and RF chains, and each cluster contains a dedicated baseband processor. Each cluster $c = 1, \ldots, C$ only has access to the local receive vector $\mathbf{y}_c \in \mathbb{C}^K$, which contains the received signal from the associated antenna elements, and access to local CSI $\mathbf{H}_c \in \mathbb{C}^{K \times U}$, which represents the channel matrix associated to the antennas connected to cluster $c$. We focus on fully-decentralized (FD) equalization as put forward by [13]: each cluster $c$ performs equalization using $\mathbf{y}_c$ and $\mathbf{H}_c$ to compute a local estimate $\hat{x}_c$, as well as the associated post-equalization noise-and-interference-variance $\sigma^2_c$. A centralized processor is then used to fuse all $C$ estimates into a final estimate via the weighted sum $\hat{x} = \sum_{c=1}^C \lambda_c \hat{x}_c$, where $\lambda_c = \frac{1}{C} (\frac{\sigma^2_c}{\sigma^2})^{-1}$, $c = 1, \ldots, C$, that minimizes the post-equalization noise variance $\sigma^2$.

A straightforward way for performing FD equalization would be to use conventional linear MMSE equalization in each cluster $c = 1, \ldots, C$. For example, in each cluster $c$, one could compute a local estimate $\hat{x}_c = (\mathbf{H}_c^H \mathbf{H}_c + \frac{N_0}{E_2} \mathbf{I}_U)^{-1} \mathbf{H}_c^H \mathbf{y}_c$, where $E_2$ denotes the average per-user transmit power, and $\mathbf{I}_U$ represents the $U \times U$ identity matrix. In order to obtain a superior local estimate, we resort to the nonlinear LAMA algorithm proposed in [13]. Specifically, we compute a slightly modified version of the FD-LAMA algorithm proposed in [13].

Algorithm 1 (FD-LAMA [13]). In the first iteration, we initialize $s^1_c = 0$ and $\phi^1_c = E_2$ for $c = 1, \ldots, C$. The functions $F(\hat{x}, \tau)$ and $G(\hat{x}, \tau)$ operate entry-wise on vectors and are defined by

$$F(\hat{x}, \tau) = \frac{1}{2} \sum_{c=1}^C \mathcal{L} \hat{x}_c$$

$$G(\hat{x}, \tau) = \frac{1}{2} \sum_{c=1}^C \mathcal{L} \hat{x}_c$$

where $\mathcal{L}$ is the posterior probability density function of the transmit symbol $x$ which is calculated as in [13].

Each cluster estimates the local channel matrix $\mathbf{H}_c$ independently; local CSI is not made available to the other clusters. See [5] for more details.
In each algorithm iteration, we update the parameters in the order of $s_c$, $\phi_c$, $v_c$, and $\hat{x}_c$, so that we can directly extract $\hat{x}^{T_{\text{max}}} \in C$ at the end of the last iteration to obtain the final estimate $\hat{x} = \sum_{c=1}^{C} v_c \hat{x}^{T_{\text{max}}} \in C$ at the centralized BS processor.

C. Error-Rate Simulation Results

We simulate the symbol error-rate (SER) performance of Algorithm 1 in a massive MU-MIMO system for two system configurations, \( \{ K = 32, C = 2, B = 64, U = 8 \} \) and \( \{ K = 32, C = 4, B = 128, U = 8 \} \), with QPSK modulation and for i.i.d. Rayleigh fading channels. Figures 2(a) and 2(b) show the SER performance of centralized linear MMSE equalization, fully distributed MRC, as well as FD-LAMA. We see that FD-LAMA significantly outperforms MRC and is able to approach the SER performance of centralized MMSE equalization, even for a small number of iterations. This observation is consistent with the achievable rate results shown in [13], which implies that FD-LAMA incurs only little performance loss compared to that of centralized solutions. Furthermore, since the number of antennas per cluster $K = 32$ is fixed for Figures 2(a) and 2(b), we see that by doubling the total number $B$ of BS antennas (effectively by doubling $C$), FD-LAMA still performs similarly to the linear MMSE equalizer—this indicates that FD-LAMA-based equalization scales well with the number of BS antennas.

III. VLSI DESIGN

We now describe the VLSI architecture of FD-LAMA. As a proof-of-concept, we implement our algorithm on a single FPGA to demonstrate its modularity and scalability. Our design can be distributed to multiple FPGAs in order to enable true DBP as is required by massive MU-MIMO systems—the implementation of such a design is part of ongoing work. We implemented FD-LAMA via high-level synthesis (HLS) using Xilinx Vivado HLS (v2017.3), which provides high design reconfigurability, supports numerous compiler directives for performance optimization, and often requires lower design effort than traditional RTL-based design using Verilog or VHDL. The HLS code is written in C++ and synthesized to RTL using Vivado HLS. To optimize the hardware efficiency, we rely on fixed-point arithmetic. We use the ap\_fixed(16,5) data type for most values in our design in order to support 16-bit precision fixed-point numbers with 5-bit integer bits.

A. Architecture Overview

Fig. 3 shows the proposed architecture and the data flow. We implement a total number of $C$ decentralized processing elements (DPEs) on a single FPGA fabric, and each DPE serves as a local baseband processor for local FD-LAMA equalization at each of $C$ clusters; local equalization estimates are fused at a centralized processing element (CPE), which emulates the centralized BS processor in a decentralized architecture shown in Fig. 4.
a single FPGA, the transfer of local estimates between the DPEs and the CPE can be realized with on-chip memory and buses with very short latency (using only a few clock cycles). We note that a multi-FPGA design would require substantially higher transfer latencies, which will reduce the throughput.

B. Architecture Details and Optimizations

We now focus on the key computations carried out within the DPEs and the CPE.

1) Preprocessing at DPE: To calculate the local Gram matrix $G_c$ and the MRC output $y^\text{MRC}_u$ at high throughput and low latency, we implement efficient matrix-matrix multiplications and matrix-vector multiplications using a systolic architecture. Concretely, to compute $G_c$ we first normalize the column vectors $h_{1,c}, h_{2,c}, \ldots, h_{U,c}$ by using the #pragma HLS ARRAY_PARTITION directive; the row vectors of $H_c^H$ are given by $h_{1,c}^H, h_{2,c}^H, \ldots, h_{U,c}^H$. We partition the Gram matrix $G_c$ into isolated entries $g_{a,v} = G_c(u,v)$, $u,v = 1,2,\ldots,U$. By adding the #pragma HLS PIPELINE directive at the top-level loop for this matrix-matrix multiplication, the computation of $g_{a,v} = h_{u,a}^H h_{v,c}$ for all values of $u,v$ can be pipelined via HLS and executed in a systolic manner with $U\times U$ operations performed in parallel. Similarly, to compute the local MRC vector $y^\text{MRC}_u = H_c^H y_c$, we partition $y^\text{MRC}_u$ into single entries $y^\text{MRC}_{u,v}$, $u = 1,2,\ldots,U$, and exploit loop pipelining to perform $U$ vector multiplications $y^\text{MRC}_{u,v} = h_{u,a}^H y_{c,v}$ for all $u = 1,\ldots,U$ in parallel.

The above explained array partition directives are necessary for efficient scheduling and pipelining of memory read and write operations. Arrays, as required to store the matrix $G_c$, if not partitioned, are implemented as BRAMs that have two data ports, limiting the throughput of intensive read/write operations. By partitioning such arrays into smaller banks, we can synthesize them to multiple smaller distributed BRAMs and flip-flops on the FPGA, which increases the memory bandwidth and enables multiple parallel read/write operations.

2) LAMA Iterations at the DPE: In each LAMA iteration, we need to compute hyperbolic tangent functions and divisions. Specifically, for QPSK modulation, the $F$ function in Algorithm 1 for updating $G$ write operations. Arrays, as required to store the matrix $G_c$, and the MRC output $y^\text{MRC}_u$ at high throughput and low latency, we implement efficient matrix-matrix multiplications and matrix-vector multiplications using a systolic architecture. Concretely, to compute $G_c$ we first normalize the column vectors $h_{1,c}, h_{2,c}, \ldots, h_{U,c}$ by using the #pragma HLS ARRAY_PARTITION directive; the row vectors of $H_c^H$ are given by $h_{1,c}^H, h_{2,c}^H, \ldots, h_{U,c}^H$. We partition the Gram matrix $G_c$ into isolated entries $g_{a,v} = G_c(u,v)$, $u,v = 1,2,\ldots,U$. By adding the #pragma HLS PIPELINE directive at the top-level loop for this matrix-matrix multiplication, the computation of $g_{a,v} = h_{u,a}^H h_{v,c}$ for all values of $u,v$ can be pipelined via HLS and executed in a systolic manner with $U\times U$ operations performed in parallel. Similarly, to compute the local MRC vector $y^\text{MRC}_u = H_c^H y_c$, we partition $y^\text{MRC}_u$ into single entries $y^\text{MRC}_{u,v}$, $u = 1,2,\ldots,U$, and exploit loop pipelining to perform $U$ vector multiplications $y^\text{MRC}_{u,v} = h_{u,a}^H y_{c,v}$ for all $u = 1,\ldots,U$ in parallel.

The above explained array partition directives are necessary for efficient scheduling and pipelining of memory read and write operations. Arrays, as required to store the matrix $G_c$, if not partitioned, are implemented as BRAMs that have two data ports, limiting the throughput of intensive read/write operations. By partitioning such arrays into smaller banks, we can synthesize them to multiple smaller distributed BRAMs and flip-flops on the FPGA, which increases the memory bandwidth and enables multiple parallel read/write operations.

2) LAMA Iterations at the DPE: In each LAMA iteration, we need to compute hyperbolic tangent functions and divisions. Specifically, for QPSK modulation, the $F$ function in Algorithm 1 for updating $G$ write operations. Arrays, as required to store the matrix $G_c$, and the MRC output $y^\text{MRC}_u$ at high throughput and low latency, we implement efficient matrix-matrix multiplications and matrix-vector multiplications using a systolic architecture. Concretely, to compute $G_c$ we first normalize the column vectors $h_{1,c}, h_{2,c}, \ldots, h_{U,c}$ by using the #pragma HLS ARRAY_PARTITION directive; the row vectors of $H_c^H$ are given by $h_{1,c}^H, h_{2,c}^H, \ldots, h_{U,c}^H$. We partition the Gram matrix $G_c$ into isolated entries $g_{a,v} = G_c(u,v)$, $u,v = 1,2,\ldots,U$. By adding the #pragma HLS PIPELINE directive at the top-level loop for this matrix-matrix multiplication, the computation of $g_{a,v} = h_{u,a}^H h_{v,c}$ for all values of $u,v$ can be pipelined via HLS and executed in a systolic manner with $U\times U$ operations performed in parallel. Similarly, to compute the local MRC vector $y^\text{MRC}_u = H_c^H y_c$, we partition $y^\text{MRC}_u$ into single entries $y^\text{MRC}_{u,v}$, $u = 1,2,\ldots,U$, and exploit loop pipelining to perform $U$ vector multiplications $y^\text{MRC}_{u,v} = h_{u,a}^H y_{c,v}$ for all $u = 1,\ldots,U$ in parallel.

The above explained array partition directives are necessary for efficient scheduling and pipelining of memory read and write operations. Arrays, as required to store the matrix $G_c$, if not partitioned, are implemented as BRAMs that have two data ports, limiting the throughput of intensive read/write operations. By partitioning such arrays into smaller banks, we can synthesize them to multiple smaller distributed BRAMs and flip-flops on the FPGA, which increases the memory bandwidth and enables multiple parallel read/write operations.

3) Result fusion at CPE: The CPE collects $C$ local equalization estimates, i.e., $U$-entry vectors $\hat{x}_c$, performs weighted sum of $C$ results for each user entry in parallel with loop pipelining, and computes the final estimate $\hat{x}$.

IV. IMPLEMENTATION RESULTS

We now show implementation results for the proposed FD-LAMA architecture on a single Xilinx Virtex-7 XC7VX690T FPGA. We benchmark the latency, throughput, and resource utilization, and compare our design with existing FPGA implementations for centralized massive MU-MIMO equalizers.
Table II shows implementation results of FD-LAMA for various antenna configurations with $T_{\text{max}} = 3$ iterations and QPSK modulation. We fix the number of users $U = 8$ and number of antennas per cluster $K = 32$, and increase the total number of BS antennas $B = CK$ by increasing the number of clusters $C$. For example, when $C = \{1, 2, 4\}$, we have a total number of $B = \{32, 64, 128\}$ antennas. We see from Table II that the resource utilization increases roughly linearly with the number of clusters $C$, which is also the number of DPEs in our FPGA design. In contrast, the throughput degrades only slightly when increasing $C$, which indicates that the FD equalization architecture enables one to maintain the throughput when increasing $B$ simply by increasing the number of computing fabrics. The use of multiple instances of our FD-LAMA design on multi-FPGA systems has the potential to further increase the throughput, which will be affected by the FPGA-to-FPGA transfer latency and bandwidth.

Table II compares the FD-LAMA design with recently proposed centralized data detectors for massive MU-MIMO [13]–[18]. All of the referenced designs are implemented using RTL with HDL, while our FD-LAMA HLS design is directly synthesized from C++ code; this enables us to easily reconfigure the parameters $C, K, U$, and LAMA iterations $T_{\text{max}}$ as C++ variables. To arrive at a fair comparison, we set $C = 1$ for our design resulting in a centralized equalizer. We see that compared to the existing RTL-based FPGA implementations, our HLS-based design achieves competitive hardware efficiency in terms of throughput/LUTs normalized at QPSK modulation, while enabling higher design flexibility, shorter design cycles, and improved design scalability with the proposed decentralized architecture for supporting larger numbers of BS antennas.

While all of our above results are for a centralized version of our HLS design measured on a single FPGA, a fully-decentralized implementation on a multi-FPGA system using high-speed serial interconnect is part of ongoing work.

REFERENCES


<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Iterations</td>
<td>3</td>
<td>3</td>
<td>1</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>Modulation</td>
<td>64-QAM</td>
<td>64-QAM</td>
<td>64-QAM</td>
<td>QPSK</td>
<td>QPSK</td>
</tr>
<tr>
<td>LUTs (%)</td>
<td>3324 (0.8)</td>
<td>148797 (34)</td>
<td>18976 (4.3)</td>
<td>13779 (3.2)</td>
<td>11673 (2.7)</td>
</tr>
<tr>
<td>FFs (%)</td>
<td>3878 (0.4)</td>
<td>161934 (19)</td>
<td>15864 (1.8)</td>
<td>6857 (0.8)</td>
<td>15943 (1.8)</td>
</tr>
<tr>
<td>DSP48s (%)</td>
<td>33 (0.9)</td>
<td>1016 (28)</td>
<td>232 (6.3)</td>
<td>163 (5.7)</td>
<td>213 (5.9)</td>
</tr>
<tr>
<td>BRAM18</td>
<td>1</td>
<td>19</td>
<td>6</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>Clock [MHz]</td>
<td>412</td>
<td>317</td>
<td>309</td>
<td>225</td>
<td>429</td>
</tr>
<tr>
<td>Latency [clock cycles]</td>
<td>951</td>
<td>196</td>
<td>72</td>
<td>496</td>
<td></td>
</tr>
<tr>
<td>Throughput [Mb/s]</td>
<td>20</td>
<td>621</td>
<td>48</td>
<td>50</td>
<td>14</td>
</tr>
<tr>
<td>Throughput / LUTs</td>
<td>6017</td>
<td>4173</td>
<td>2530</td>
<td>3629</td>
<td>1186</td>
</tr>
<tr>
<td>Normalized at QPSK</td>
<td>2036</td>
<td>1391</td>
<td>783</td>
<td>3629</td>
<td>1186</td>
</tr>
</tbody>
</table>